

FIG. 1




FIG. 2







FIG. 3




F I G . 4




F I G . 5




F I G . 6



F I G . 7



F I G . 8









FIG. 10




F I G . 1 1




F I G . 1 2




F I G . 1 3




F I G . 1 4




F I G . 1 5




F I G . 1 6




F I G . 1 7




F I G . 1 8




F I G . 1 9




F I G . 2 0




F I G . 2 1




F I G . 2 2




F I G . 2 3



F I G . 2 4



F I G . 2 5



F I G . 2 6

P10

SPECIFICATION LIST OF IP #001

1 . MEMORY MACROCELL(SRAM)

- HIGH-SPEED MEMORY(1port) MAXIMUM 256Kbit CYCLE TIME 1GHz
- HIGH-SPEED MEMORY(2port) MAXIMUM 512Kbit CYCLE TIME 700MHz

2 . CORE LINEUP

- | | |
|-----------------------------------|--|
| ●COMMUNICATION | ATM(Asynchronous Transfer Mode) |
| ●GRAPHICS | DRAC(Direct Rambus Asic Cell),NTSC/PAL ENCODER |
| ●MOBILE | DSP(Digital Signal Processing) |
| ●COMPUTER AND
HOME ELECTRONICS | MPEG4 ENCODER/DECODER |
| ●HIGH-SPEED INTERFACE | AGP(Accelerated Graphics Port) |